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Abstract
In this paper, the hardware implementation of a neuromorphic system is
presented. This system is composed of a Leaky Integrate-and-Fire with Latency
(LIFL) neuron and a Spike-Timing Dependent Plasticity (STDP) synapse. LIFL
neuron model allows to encode more information than the common Integrate-
and-Fire models, typically considered for neuromorphic implementations. In
our system LIFL neuron is implemented using CMOS circuits while memristor
is used for the implementation of the STDP synapse. A description of the
entire circuit is provided. Finally, the capabilities of the proposed architecture
have been evaluated by simulating a motif composed of three neurons and two
synapses. The simulation results confirm the validity of the proposed system
and its suitability for the design of more complex spiking neural networks.
Keywords: Leaky Integrate-and-Fire with Latency (LIFL), Neuron, Synapse,
STDP, Memristor, Neuromorphic System, analog VLSI.
1. Introduction
In recent years, many efforts have been done in order to reproduce the brain
behaviour; this is due to a remarkable capacity of the brain itself to process data
in a highly distributed fashion, requiring relative low-power consumption (∼12
W [1]). Moreover, real-world stimuli are transmitted and processed with high
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precision within millisecond timescale. Thus, it should not be surprising that
a huge number of studies have been made over the years to understand and
reproduce the brain operations, involving several scientific application areas:
for example, real-world data classification [2, 3, 4], image recognition [5, 6, 7],
speech recognition [8, 9, 10], decision making [11], and rehabilitation [12] (for
an extensive review see Ponulak et al. [13]).
Recently, many studies have focused their attention to understand and mimic
brain-like behaviors via hardware, leading to a class of system called neuromor-
phic systems [14]. The growing interest in neuromorphic systems is due to wide
range of attractive applications, such as real-time and low power spike-based
computing system implementations, compact microelectronic brain-machine in-
terfaces, among others [15].
In our previous works [16], [17], [18], we have introduced a neuron model
called Leaky Integrate-and-Fire with Latency (LIFL). In this model, the spike
latency phenomenon has a primary role in the spike generation process. The
spike latency phenomenon has been studied before and used in various applica-
tions discussed and described in [19], [20], [21], [22], [23], [24], [25], [26].
In biological systems, the synapses are tens of thousands times greater in
number than neurons therefore, optimization of electronic synapse design plays
a key role. Scaling of synapse area and power consumption are critical issues for
designing a large scale neuromorphic circuit. However, the advancement in nan-
otechnology allows us to exploit today’s nanodevices, such as memristor, to save
both silicon area and power consumption [27]. Despite memristor was already
theorized in 1971 by Leon O. Chua [28], its “first” physical implementation took
place in HP Labs only in 2008 [27]. A memristor represents a two-port passive
element with a charge-dependent resistance, also known as memristance. Under
proper conditions, this property makes the memristor able to mimic not only
the STDP (i.e., Spike-Timing-Dependent Plasticity) behavior but also to enrich
the synaptic dynamics by shaping the STDP learning window [29]. The STDP
mechanism is well accepted by the scientific community as a process underlying
learning and memory in the brain (for a detailed overview, see [30],[31]). Thus,
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many studies have been made to exploit memristors with the purpose of realizing
plastic synapses within neuromorphic systems [29, 32, 33, 34, 35, 36, 37, 38, 39].
In these works shape-tailored waveform pulses are often employed, limiting the
choice of the neuron model to be used (usually, I&F [40] models type).
To mitigate this aspect, the authors have presented in [41] a novel circuit
implementation of a memristor-based synapse able to work with any arbitrary
pulse shape. Furthermore, in [42] the authors have presented a PCB circuit em-
ulating the biological spike firing scheme that activates the memristor synapse.
In this work, we present a hardware implementation of the complete LIFL neu-
ron model. Further, an improved synapse driving circuit is presented. The
paper is organized as follow: in section 2 we give the theoretical model of LIFL
and synapse. A brief review of memristor device is given in section 3. In sec-
tion 4 we describe the circuit implementation for the neuron and the synapse,
followed by simulation results and discussion of a simple motif in section 5, and
finally conclusion of the work.
2. Theoretical models
2.1. Neuron
In this section we considered spiking neural model with the aim of modeling
a silicon neuron. The used model is the LIFL (Leaky Integrate-and-Fire with
Latency) [17], [18]. It is characterized by two different behaviors, sub- and
suprathreshold, depending if the inner state (S, i.e. the membrane potential)
is under or over a spiking threshold (Sth), respectively. In subthreshold (S
< Sth, a.k.a. passive mode) the model exhibits a leaky integrator behavior;
whereas, in suprathreshold (S ≥ Sth, a.k.a. active mode), a neuron does not
fire instantaneously, but after a continuous-time delay called time-to-fire, tf (i.e.,
the spike latency of the biological counterpart). The spike latency mechanism
allows the strength of the input to be encoded by the spike timing, as observed
in most cortical neurons [43]. The models with a different behavior (i.e., I&F
models) show a lack of information and are not bio-realistic [20].
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The neuron model is described by the following equations:
S = Sp + PrPw − Ld∆t , if S < Sth (1)
S = Sp + PrPw +
(Sp − 1)2∆t
1− (Sp − 1)∆t , if S ≥ Sth (2)
tf =
1
(S − 1) (3)
In these equations, the state S is in the range [0,∞) (where the lower bound
represents the resting state), Sp is the previous state and Pr is the “presynaptic
weight” (or spike), representing the output generated by a firing neuron (ideally
a Dirac delta). During the propagation towards the target neuron, this quantity
is multiplied by Pw, “postsynaptic weight”, bounded in the range [0, 1]. The
Sth is the spiking threshold, expressed by 1 + d, where d is chosen in order to
have a maximum finite spike latency as in biological systems [19]. Indeed, for
S = Sth = 1 + d, the time-to-fire calculated through Eq. 3 is tf,max = 1/d.
Moreover, Ld is a positive quantity representing the linear subthreshold decay
(note that when Ld = 0 the neuron behaves like a perfect integrator), ∆t is
the temporal distance between two consecutive incoming spikes. The Eq. 3
represents an approximation of the curve obtained through the simulation of
a membrane patch stimulated by brief current pulses (0.001 ms of duration).
This approximation was done solving the non linear and differential Hodgkin-
Huxley equations [44], [45] and using NEURON simulator [46]. We called this
relationship firing equation. In Fig. 1, a qualitative comparison between the
simulated behavior of the latency and the firing equation is shown.
In order to be effective, an incoming pre-synaptic spike must occur before
the spike generation. Then, the denominator of the fractional term in Eq. 2
is always greater than zero. The fractional term allows the evaluation of the
inner state of neuron target when it receives further inputs during the tf time
window. Finally, after the firing, the neuron is reset to its resting potential (i.e.,
S = 0) for a time equal to tarp (i.e., absolute refractory period), in which the
neuron remains insensitive to further incoming spikes.
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Figure 1: Comparison between Latency (red) and firing equation (dotted blue). Modified
from [18].
The continuous-time behavior of the model is suitable for event-driven sim-
ulation methods, by which it is possible to save overall information [47]. For a
detailed description of the model see [18].
2.2. Synapse and STDP
Neurons in the network are connected by links (i.e., synapses) characterized
by synaptic weights which permits to modify the amplitude of the passing pulses.
Synapses can vary according to the activity of the network. Synaptic plasticity
is the ability of synapses to strengthen or weaken of the weight over time, in
response to increases or decreases in their activity. A well-known type of synap-
tic plasticity is based on the precise timings of pre- and post-synaptic spikes,
influencing the magnitude and direction of change of the synaptic strength [48].
This rule is referred to as Spike-Timing-Dependent Plasticity (STDP, see [30]),
found by Bi & Poo through an experimental protocol. In order to show the gen-
eral synaptic change trend, a properly elaborated STDP behavior is represented
in Fig. 2. The change of synaptic weight is plotted as a function of the relative
timing between pre-synaptic spike arrival and post-synaptic firing. The right
dashed blue curve represents the change of synaptic weight when pre-synaptic
spike arrives before the post-synaptic spike is generated; the left curve dashed
blue represents the change of synaptic weight when post-synaptic spike is gen-
erated before the pre-synaptic spike is arrived. In Fig. 3 ∆t is represented, with
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reference to the synapse Sj,i. Note that ∆t = tpost − tpre.
Figure 2: STDP behavior. Long Term Depression LTD (∆t < 0). Long Term Potentiation
LTD (∆t > 0). Modified by [30]
Figure 3: ∆t representation.
The STDP behavior can be approximated by Eq. 4, which gives the modifi-
cation in synaptic strength i.e. synaptic change for a pre-synaptic arrival time,
tpre, and a post-synaptic firing time, tpost:
synaptic change =

A−exp∆tτ− for ∆t < 0,
0 for ∆t = 0,
A+exp
−∆t
τ+ for ∆t > 0,
(4)
In the above equation (Eq.4), τ+ and τ− are the time constants for potentia-
tion and depression, respectively, and A+ and A− are the maximum amplitudes
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Table 1: standard values set for STDP.
τ+= 16.8 ms
τ -= 33.7ms
A+ = 0.78
A−= - 0.27
of potentiation and depression, respectively. All these parameters are positive,
except A−.
Although STDP varies tremendously across synapse types and brain regions
[49], a standard choice for these parameters, obtained by fitting the real case
[50], is shown in Table 1.
Note that in some variants of STDP models A+ and A− are represented by
proper functions in order to keep the synaptic weights in a bio-plausible range
of variation.
Although experimental studies usually report synaptic change as a fractional
change (i.e.,
∆wj,i
wj,i
) resulting after some number of pairings. In many models it’s
assumed that changes induced by spike pairings at a particular ∆t are absolute
changes with units of conductance (e.g.[51]). In this work the latter choice is
adopted.
3. Memristor
Memristor is a two terminal device originally postulated by L.O. Chua in
1971 [28]. The resistance of memristor (memristance) can be controlled by
changing the input that can be a voltage or a current, in this manner we have
voltage/flux controlled or current/charge controlled memristor. The voltage
controlled memristor can be described by the following equations:
IMR = MG(w, VMR, t)VMR (5)
w = f(w, VMR, t) (6)
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Where, IMR, VMR are the current and the voltage input to the memristor,
respectively. MG, MR represent the memconductance and the memristance,
respectively [52]. The current controlled memristor can be described by the
following equations:
VMR = MR(w, IMR, t)IMR (7)
w = f(w, IMR, t) (8)
Note that w is the internal state parameter of the memristor. The most impor-
tant characteristic of the memristor is the pinched hysteresis loop (i.e., hysteresis
loop passed through origin) in its current-voltage (I − V ) curve when activated
by an alternating signal. This characteristic is able to modify the conductance
respect to the input signal change both in magnitude and polarity, and store the
last conductance state even after the device is switched off. These properties
are also closely followed by the biological synapse [53], [54] and in this sense,
a memristor behaves like a synapse. A synapse is a connection between two
neurons in the brain with a plastic/programmable synaptic weight that can be
modified to alter the efficiency/strength of signal transmission between neurons
under the influence of transmission itself. For this reason, several memristor
based synapse implementations have been proposed in literature [15], [30], [29],
[32], [39], [55], [56].
In this work we use a particular memristor model presented in [57] for sim-
ulating the proposed system. The Spice model of the memristor used in this
experiment is given in [57]. The model is very general and has good flexibility to
accommodate a different type of memristor dynamics. Here, we briefly discuss
the core equations used by the authors in [57] to developed the model. Values
of all the variables used in our experiment are listed in Table 2
The I − V equation for the used memristor is given in Eq. 9a1 × x(t)× sinh(bV (t)) V (t) ≥ 0a2× x(t)× sinh(bV (t)) V (t) < 0 (9)
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where, x(t) is memristor state variable, which defines the change in resistive
state of the memristor device based on the dynamics of the particular device.
In the used memristor model the state variable can have any value between 0
and 1. Where,Lowresistivestate x(t) = 1Highresistivestate x(t) = 0
The parameters a1, a2 and b are fitting parameters and their respective val-
ues used in our work is given in the Table 2. The rate of change of the state
x(t) is given in Eq.10. The change in the state variable depends on two different
functions, first g(V (t)) and second f(x(t)). Function g(V (t)) implements the
threshold voltage limit for the model used. The second function f(x(t)) imple-
ments the non linear ion motion also commonly known as non linear dopant
drift in the state variable motion. η represents the direction of motion of the
state variable with respect to the polarity of input voltage. η could be 1 or −1
, when η=1 positive voltage above the threshold will increase the value of state
variable whereas when η=−1 positive voltage will decrease the value of state
variable.
d(x)
d(t)
= η ∗ g(V (t)) ∗ f(x(t)) (10)
Voltage threshold function for the used model is given by the following Eq.3.
g(V (t)) =

Ap(expV (t)− expVp) V (t) > Vp
−An(exp(−V (t))− expVn) V (t) < −Vn
0 −Vn ≤ V (t) ≤ Vp
(11)
Where, Vp and Vn are positive and negative voltage threshold values and Ap
and An are parameters that defines how fast the device changes its states after
the threshold is reached. The values of Vp, Vn, Ap and An are listed in the Table
2.
The non linear dopant drift function f(x(t)) for the used model is given by
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the Eq.12. Variables xp and xn are the points up until which the state variable
motion is linear/constant. After this point the state variable motion is govern
by a decaying exponential function with decaying rate of up or un respectively
for point after xp or xn. The values of these parameters used in our experiment
are listed in the Table 2. The variables wp and wn are the window functions
used to ensure that the function f(x(t) remains within the valid interval [1-0].
The windowing functions are given in Eq.13 and Eq. 14.
f(x(t)) =

exp(−up)(x− xp) ∗ (wp(x, xp)) x ≥ xp
1 x < xp
exp(un)(x+ xn − 1) ∗ (wn(x, xn)) x ≤ −xn
1 x > 1− xn
(12)
wp(x, xp) =
(xp − x)
(1− xp) + 1 (13)
wn(x, xn) =
x
(1− xn) (14)
Table 2: Parameters use in this model.
Parameter Value
Ap = An 4000
xp 0.3
xn 0.5
αp 1
αn 5
a1 = a2 0.17
b 0.05
Vp 0.16 [V]
Vn -0.15 [V]
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4. Circuit implementation
In this section, we start to describe the overall system, composed of the neu-
ron and synapse models. All the schematics and the simulations are performed
in PSpice environment.
4.1. Neuron
Here we illustrate the circuit implementation of the neuron model. As shown
in Fig. 4, it is composed of a certain number of logical sub-systems:
1. Integrator circuit (I): composed of the input stage of an OTA.
2. Internal State (IS): it consists of RC group.
3. Minimum Threshold (mT): an input stage of a differential amplifier.
4. Non Linear Element (NLE): common-source amplifiers, peak detectors
(diode and capacitor), shunt, and voltage translators.
5. Latency Generation (LG): a ramp generator, a monostable and an adder.
6. Maximum Threshold (MT): input stage of a differential amplifier.
7. Pulse Generator (PG): a monostable and an output buffer.
8. Refractory (R): a peak detector with loss (diode and capacitor and resis-
tor) and a buffer.
The functionality of the circuit is described the case of a pre-synaptic spike
(or pulse) able (or not) to trigger a post-synaptic spike.
In this case, when the input pulse arrives, the value of voltage of the internal
state (light blue block 4) instantaneously changes. If this value is over the
threshold (i.e., over the minimum threshold), the latency generation block is
triggered. When the latter reaches the maximum value, a one shot component
(dark pink block in Fig. 4) generates a pulse (i.e., the post-synaptic spike).
Moreover, at the same time the refractory block (gray in Fig. 4) will be activated
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Figure 4: Logical Block of the overall circuit. I: integrator block; IS: internal state block; mT:
mimimum threshold block; NLE: non-linear element block; LG: latency generation block; MT:
maximum threshold block; PG: pulse generator block; R: refractory block.
and other pulses will have no effect to the internal state. Whereas, if the internal
state is under the threshold, it will discharge and no post-synaptic spike will be
generated. As described in section 2.1, the neuron has two behavioral modes,
passive and active described by Eq. 1 and Eq. 2 respectively. The minimum
internal state threshold (Sth) divides the active mode from passive mode and
this is the first threshold in our model (green block in Fig.4). When in active
mode, the neuron does not fire instantaneously, but waits for an certain amount
of time called time to fire (tf ) (see Eq. 3) before to fire. This is the second
threshold in our model (pink block in Fig.4). Therefore, these two thresholds
were used in our model to accommodate Sth and tf .
In Fig.5 is shown the latency/input voltage characteristic of the simulated
neuron, compared with the ideal one (i.e., firing equation, see sect. 2.1). Note
that we have considered the effects of latency in the input-output response for
different input voltage values. From the simulation result shown in Fig.5 ,
the trend approximately follows the ideal curve (i.e., a branch of rectangular
hyperbola).
In Fig. 6 is shown the complete PSpice model of the neuron, realized cas-
cading the blocks shown in Fig. 4.
Finally, in Tab. 3 the number of devices used in the circuit are listed.
The resulting circuit shows low complexity associate with good bio-plausibility
(for instance, like FitzHugh Nagumo model [43], [58]). The number of transis-
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Figure 5: Latency behavior simulated using PSpice (black) compared with the ideal one
(dotted blue). The latter is a rectangular hyperbola which parameters are properly tuned to
that of LIFL neuron model [17].
Figure 6: Expanded scheme of overall neuron circuit of Fig. 4. The color used in this figure
are coherent with those of Fig. 4.
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Table 3: Circuit complexity in terms of used devices for neuron.
Devices Number
MOS transistors 54
Resistors 12
Capacitors 8
Current sources 2
Supply voltages 2
tors is instead comparable with other implementations [59], [60], [61], [62] that
do not present the spike latency generation. Moreover, thanks to the implemen-
tation of subthreshold integration, refractoriness and spike latency behavior,
this model mimics quite well the biological counterpart.
4.2. Synapse and STDP
The logic diagram of the STDP system is illustrated in Fig. 7. While more
details about the circuit implementation are given in Fig. 9.
The system of Fig. 7 is composed of two main logic blocks. The first one
(dashed- dot black) is the synapse (i.e., the memristor) and the second one
(dashed gray) is the synapse weight update system (i.e., the system that changes
the memristor conductance according to Eq. 4). In addition there are two modes
of operation.
1. Normal Mode: In this mode, the system works as a synapse. The signal
(pre-pulse) enters through terminal Sin2 and exits out through S1 (close)
and memristor. In this case, the switches S2, S3, S4, S5, S6 are open and
the other blocks are off.
2. Synapse Weight Update: In this mode, the system updates the synaptic
weight (memristor conductance) according to the Spike-Timing-Dependent
Plasticity rule. The pulse detector closes S3 and S6 (i.e., it connects TE
and BE terminal to the switch S2 and ground, respectively) and opens
S4 and S5 allowing the increasing of memristor conductance (pre pulse
14
Figure 7: Logic diagram of overall system for STDP. Pulse Detector (red): it detects the
pulse time order, Time difference to voltage (blue); it converts the time difference between
the two pulses in an equivalent voltage, Control 1 (fuchsia); it allows the synapse weight
update, S1, S2, S3, S4, switches (green), Control 2 (light blue): it mitigates the asymmetry
of the memristor, S5, S6 switches (yellow).
arrives before post pulse). In the other case (post pulse arrives before the
pre pulse), it closes S4 and S5 (i.e., it connects BE and TE terminal to
the switch S2 and ground, respectively) and opens S3 and S6, allowing
the decreasing of memristor conductance. The ”Time difference to Volt-
age” block, converts the difference of time between the pre pulse and post
pulse in an equivalent voltage. ”Control 1” block, opens S1 and closes
S2 allowing the changing of memristor conductance. Finally, ”Control 2”
block, mitigates the asymmetry of I-V curve of memristor.
In Fig. 9, the circuit implementation of the above system is shown. Its sim-
ulation behavior is shown in Fig. 10. The circuit is composed of two basic
blocks:
1. Time Sensing Block-Control (TSB-C): This block detects the order of
arrival of the two pulses (pre and post-pulses) and generates the signals
for the control of the change of the mem-conductance.
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2. Time Sensing Block (TSB): This block generates a voltage proportional
to the time difference of pre and post-pulses.
The description of the circuit in Fig. 9 can be done taking into account the
considerations developed for the scheme of Fig. 7. NMOS transistors M8, M9,
M10, M11, M14, M15 M16 and M17 of TSB are off while the pulse enters in
“IN” and goes through the memristor (MEM,) to “OUT”. The increasing of the
conductance of MEM is obtained by connecting the “BE” terminal to ground
and “TE” to V(I) via M10. On the other hand, a decreasing of the conductance
can be obtained connecting “TE” to ground and “BE” to V(I) via M17. In other
words, V(B) allows the voltage stored to be transferred to the memristor. The
couple M10 and M17 connects the MEM to C3 and are controlled by the voltages
V(H) and V(J). The couple M8 and M11 allows the grounding of “TE” terminal
of MEM, whereas M16 and M15 allows the grounding of “BE” terminal. V(A) is
the signal for the change of mem-conductance. It is generated in TSB-C block.
In this block the DB (i.e., a differential amplifier) is able to detect the arriving
time of the two pulses, charging or discharging the capacitor C1, turning on
M1, M4 and turning off M2, M3, when the presynaptic pulse arrives before post
synaptic pulse (i.e., potentation case). In this case, when the post pulse arrives,
TRIG block (R2, C1, U5) triggers the MONO (i.e, monostable) that generates
the signal V(A) (see Fig.8) opening the Buffer I/O and allowing the change of
memristor conductance.
Due to the asymmetry of memristor curve, the positive conductance change
(LTP) is higher than the negative one (LTD) for the same value of voltage
applied to the device, Fig. 10. The device set (R4, R5, R7, C2, D1, Vref) is
the mitigation circuit that controls the value of voltage applied to the device for
the LTP case, needed to obtain a more bio-realistic curve as in [30]. Moreover,
it is possible to do a tuning of the conductance value via the voltage generator
Vref and supply voltage Vcc applied to transistors M5, M7. The MEM is the
memristor-based synapse. The third terminal of memristor (“XSV” in Fig. 9)
is only used for plotting the internal state variable [57].
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Figure 8: Voltage-Time diagram for driving the TSB circuit show in Fig. 9, for “potentiation”
case.
Figure 9: Overall circuit scheme using the colors of Fig. 7. Sin1 and Sin2 are the input of the
circuit, Out is the output of the system.
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Table 4: Circuit complexity in terms of used devices for synapse.
Devices Number
MOS transistors 68
Resistors 13
Capacitors 6
Supply voltages 2
We remark that this circuit does not depend on the waveform of the pulses
as in [32], [39], [55], [63], but it is thought to realize a spike timing dependent
circuit based on memristors, allowing a timing-sensitive behavior. The STDP
behavior obtained by PSpice simulations of the whole circuit is shown in Fig.
10. For further details see [41].
Figure 10: STDP-like behavior simulated using PSpice (black) compared with the ideal one
(dotted blue, see Fig. 2) . The latter has been traced using
A+
A−
and tau
+
tau− ratios obtained
from standard STDP parameters, listed in table 1.
Tab. 4 gives the number of devices used in the circuit.
5. Simulation results and discussion
In order to show the behavior of the overall circuits a motif system is pre-
sented. It is a neural network with two input neurons for sensory and one output
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neuron for the association and the decision, as shown in Fig. 11A. This three
neurons and two synapses system is widely used for describing and analyzing
the behaviour of neural circuits [39], [64],[65]. Moreover, the low complexity of
the system allows to perform an electrical simulation.
All simulations are performed using Pspice. For both circuits we have used
a CMOS 90nm 6 Metal Copper low-K level 3 technology.
The Fig. 11(A) shows a simplified diagram of the network motif used for
the simulation. The result of simulation is shown in Fig. 11(B). The obtained
results showed that the circuit is able to recognize the spike time order (i.e., pre-
synaptic spike before post-synaptic spike, and vice versa). Further, it is able
to process the time difference in an equivalent voltage, and apply this voltage
value in order to change the state of memristor synapse. In this way, the LTP
(i.e., Long Term Potentiation) and LTD (i.e., Long Term Depression) obtained
behaviors are similar to those shown in Bi & Poo [30].
As described in section ”Synapse and STDP” (4.2), the proposed imple-
mentation mitigates the main limitations present in the literature: the use of
specific spike shapes [32], [39], [55], the presence of a relative low excursion for
the conductance change [32], [63].
In case of spiking neural networks composed of a large number of neurons,
the very high number of synapses makes them the main source of power con-
sumption. For this reason, the synapse driving circuit presented in [41] has been
improved taking into account the specific characteristics of our application. The
most significant changes are the following.
1. DB: In the original block (Fig.12A) the main source of power consumption
is the current mirror (M5, M6) for the biasing of differential amplifier.
Since the output can assume only two states (binary output), we can
reduce this bias current using a transistor in diode configuration (M5), as
depicted in Fig.12B.
2. TRIG: this circuit drives the MONO block in Fig.9. It represents the main
source of power consumption is the circuit developed in [41]. In particular,
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Figure 11: (A) Simple simulated circuit composed of 3 neurons (N1, N2, N3) and 2 synapses
(S1, S2). In order to trigger the neurons N1 and N2, two impulsive generators are necessary
(i.e., Vg1 and Vg2). (B) bottom: voltage pulses; middle: LTP behavior for S1; top: LTD
behavior for S2.
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the biasing of level shifter (M5, M6) Fig.12C requires large current. Since
it drives a monostable circuit, its output assumes two levels (trigger on,
trigger off). As a consequence we can substitute the circuit formed of
R,C and a level shifter (M5, M6) with a voltage divider (M5, M6) and
capacitor (C) Fig.12D.
Figure 12: Circuit for power reduction. Subfigure a), c) are the previous version presented in
[41]. The other subfigure b), d) are the new ones proposed in this work.
The overall results are shown in table 5.
Table 5: Comparison of a synapse driving circuit power consumption with previous work.
Work Power Area
[41] 9.58 mW 500 um2
Present paper 0.54 mW 480 um2
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6. Conclusion
In this work, we have described the implementation of a neuromorphic sys-
tem able to mimic some relevant bio-inspired neuron features, such as inte-
gration, refractoriness, spike latency, and STDP-like behavior. The number of
transistors used per single neuron in our design is comparable with other imple-
mentations, maintaining the basic bio-inspired behaviors. Moreover, we have
shown a new method for driving memristor as synapse, independently of the
spike pulse shape. Also, this driving system together with the memristor guar-
antees a good approximation of the synapse STDP-like behavior. Even though
we have considered a simple network due to the heaviness of PSpice simulations,
we have obtained good results in terms of bio-plausible characteristics. In view
of an on-chip implementation of a quite large neuromorphic system, we are cur-
rently improving the circuits related to both neuron and synapse driving circuit
in order to further reduce silicon area and power consumption as well.
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